A Survey on Formal Verification Techniques for Safety-Critical Systems-on-Chip-Reference-Cited by-同舟云学术

A Survey on Formal Verification Techniques for Safety-Critical Systems-on-Chip

Published:2018-05-26 Issue:6 Volume:7 Page:81
ISSN:2079-9292
Container-title:Electronics
language:en
Short-container-title:Electronics

Author:

Grimm Tomás,Lettnin Djones,Hübner Michael

Funder

Conselho Nacional de Desenvolvimento Científico e Tecnológico

Publisher

MDPI AG

Subject

Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering

Link

http://www.mdpi.com/2079-9292/7/6/81/pdf

Reference64 articles.

1. Internet of Things (IoT): A vision, architectural elements, and future directions

2. agendaCPS—Integrierte Forschungsagenda Cyber-Physical Systems;Broy,2012

3. This car runs on code;Charette;IEEE Spectr.,2009

4. Evidence management for compliance of critical systems with safety standards: A survey on the state of practice

Cited by 29 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Runtime Verification-Based Safe MARL for Optimized Safety Policy Generation for Multi-Robot Systems;Big Data and Cognitive Computing;2024-05-16

2. Testing Resource Isolation for System-on-Chip Architectures;Electronic Proceedings in Theoretical Computer Science;2024-03-27

3. A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25

4. Directed Test Generation for Hardware Validation: A Survey;ACM Computing Surveys;2024-01-12

5. The Essence of Verilog: A Tractable and Tested Operational Semantics for Verilog;Proceedings of the ACM on Programming Languages;2023-10-16