Shallow Clock Tree Pre-Estimation for Designing Clock Tree Synthesizable Verilog RTLs
-
Published:2023-10-19
Issue:20
Volume:12
Page:4340
-
ISSN:2079-9292
-
Container-title:Electronics
-
language:en
-
Short-container-title:Electronics
Author:
Kwon Nayoung1, Park Daejin1ORCID
Affiliation:
1. School of Electronic and Electrical Engineering, Kyungpook National University, Daegu 41566, Republic of Korea
Abstract
Clock tree synthesis (CTS) is an important process in determining overall chip timing and power consumption. The CTS is also a time-consuming process for checking the clock tree. If the chip design and specification do not match, the CTS result will be wrong. Many users use licensed electronic design automation (EDA) tools like Synopsys, and Cadence to carry out accurate chip verification. However, when using a licensed EDA tool, it is difficult to change the function and confirm the overall process in detail. If the design is wrong, the expected cost is doubled, as it will be necessary to modify the design and check all processes for verification. Currently, it cannot check the synthesizability of the clock tree on the placement and route process using only RTL. The main purpose of this study is to predict the CTS result of pre-estimation roughly using an RTL source placing temporary logics using random buffer insertion before the route process: then the incorrectly designed part can be freely modified because the CTS result can be known in advance. Experimental results showed that this research achieves an increase in inserted buffer area by about 10%, the standard deviation of clock skew achieves zero clock skew after shallow CTS, and clock frequency increases by about 10%. This paper contributes to optimizing clock tree implementation by conducting the pre-route process before using the CTS tool. Also, our approach not only minimizes resource usage but also optimizes CTS for the RTL structure. It holds considerable value in enhancing the efficiency and performance of integrated circuits.
Funder
Ministry of Education Ministry of Science and ICT Korean government IC Design Education Center
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference22 articles.
1. Chang, C.C., Pan, J., Xie, Z., Hu, J., and Chen, Y. (2023, January 16–19). Rethink before Releasing your Model: ML Model Extraction Attack in EDA. Proceedings of the 2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC), Tokyo, Japan. 2. Arias, O., Liu, Z., Guo, X., Jin, Y., and Wang, S. (2022, January 14–23). RTSEC: Automated RTL Code Augmentation for Hardware Security Enhancement. Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), Virtual. 3. Ray, P., Prashant, V.S., and Rao, B.P. (2022, January 5–8). Machine Learning Based Parameter Tuning for Performance and Power optimization of Multisource Clock Tree Synthesis. Proceedings of the 2022 IEEE 35th International System-on-Chip Conference (SOCC), Belfast, UK. 4. Bhaskara, P., and Bharadwaja, P. (2020, January 23–24). A Robust CTS algorithm using the H-Tree to minimize local skews of higher frequency targets of the SOC designs. Proceedings of the 2020 7th International Conference on Smart Structures and Systems (ICSSS), Chennai, India. 5. Lu, Y.C., Lee, J., Agnesina, A., Samadi, K., and Lim, S.K. (2019, January 4–7). GAN-CTS: A Generative Adversarial Framework for Clock Tree Prediction and Optimization. Proceedings of the 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, USA.
|
|