1. Cramming more components onto integrated circuits;Moore;Electronics,1965
2. Chau , R. Kavalieros , J. Roberds , B. Schenker , R. Lionberger , D. Barlage , D. Doyle , B. Arghavani , R. Murthy , A. Dewey , G. 2000 30 nm physical gate length CMOS transistors with 1.0ps n-MOS and 1.7ps p-MOS gate delays
3. Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's;Lo;IEEE Electron. Device Lett.,1997
4. Direct extraction of the electron tunneling effective mass in ultrathin SiO2;Brar;Appl. Phys. Lett.,1996
5. Dielectric breakdown in electrically stressed thin films of thermal SiO2;Harari;J. Appl. Phys.,1978