Affiliation:
1. Department of Electronics and Communication Engineering National Institute of Technology Silchar Silchar Assam India
2. Department of Electronics and Communication Engineering Guru Nanak Institute of Technology Hyderabad India
3. Department of Electrical and Electronics Engineering Indian Institute of Technology Guwahati Guwahati Assam India
Abstract
AbstractIn this article, we propose a fast three‐dimensional integrated circuit (3D‐IC) floorplanning method for hard macroblocks that includes a thermal management scheme. It applies a genetic algorithm constituted by an optimal combination of crossover and mutation operations to identify the optimal solution for design variables, namely, total wire length, number of through‐silicon vias (TSVs), and maximum average layer power density. The proposed method additionally makes use of a unique TSV placement scheme that arranges TSVs next to their respective functional blocks. To enable efficient heat transmission to the ambient environment, layers with higher power densities are placed closer to the heat sink. The proposed 3D‐IC floorplanning approach provides the fewest TSVs, the lowest peak temperature, and promising values of wire length within the least amount of computation time. Compared to the recent fast thermal analysis for fixed‐outline 3D‐floorplanning, it generates 13.14% shorter wire length, 39.27% lower peak temperature, and 34.35% lesser number of TSVs on average with significant improvement in computation time, while analyzing GSRC thermal benchmark circuits.
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Science Applications,Electronic, Optical and Magnetic Materials
Reference35 articles.
1. KnechtelJ LienigJ.Physical design automation for 3D chip stacks: challenges and solutions. In: Proceedings of the 2016 on International Symposium on Physical Design;2016:3‐10.
2. CongJ ZhangY.Thermal‐aware physical design flow for 3‐D ICs. In: Proc. 23rd International VLSI Multilevel Interconnection Conference;2006:73‐80.
3. Fixed-outline floorplanning: enabling hierarchical design
4. ChiangT‐Y SouriSJ ChuiCO SaraswatKC.Thermal analysis of heterogeneous 3D ICs with various integration scenarios. In: International Electron Devices Meeting. Technical Digest (Cat. No. 01ch37224). IEEE;2001:31‐2.
5. Efficient Thermal via Planning Approach and Its Application in 3-D Floorplanning