Affiliation:
1. Laboratory for Space Environment and Physical Sciences Harbin Institute of Technology Harbin China
2. School of Materials Science and Technology Harbin Institute of Technology Harbin China
Abstract
AbstractThe failure mechanisms caused by electrostatic discharge (ESD) effects at ambient temperatures ranging from −75 to 125°C are investigated by Silvaco TCAD simulator. The devices are NMOS transistors fabricated with 28 nm fully depleted silicon‐on‐insulator (FDSOI) technology. Results indicate that with an increase in temperature, the first breakdown voltage of the device decreased by 27.32%, while the holding voltage decreased by approximately 8.49%. The total current density, lattice temperature, potential, and so forth were extracted for a detailed insight into the failure process. These findings provide valuable references for the design and development of ESD protection devices applied at different temperature ranges.
Funder
National Natural Science Foundation of China
Subject
General Engineering,General Computer Science
Reference13 articles.
1. ESD in Silicon Integrated Circuits
2. Temperature-dependence of steady-state characteristics of SCR-type ESD protection circuits
3. HuangCF ChangYF ChengSM et al.Bias temperature stress (BTS) induced ESD device's leakage issue and its preventing solutions in smart power technology. Proceedings of International Reliability Physics Symposium (IRPS). Anaheim CA USA.2013EL. 6. 1‐EL. 6. 5.
4. Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width scaling
5. KwangHO DuvvuryC BanerjeeK et al.Gate bias induced heating effect and implications for the design of deep submicron ESD protection. Int Electron Dev Meet Tech Digest. Washington DC USA.2001;14.2.1‐14.2.4.