Low power and area efficient error tolerant adder for image processing application-Reference-Cited by-同舟云学术

Low power and area efficient error tolerant adder for image processing application

Author:

Priyadharshni M¹,Kumaravel Sundaram¹^ORCID

Affiliation:

1. Department of Micro and Nano electronics, School of Electronics EngineeringVellore Institute of Techonology Vellore India

Publisher

Wiley

Subject

Applied Mathematics,Electrical and Electronic Engineering,Computer Science Applications,Electronic, Optical and Magnetic Materials

Link

Reference23 articles.

Cited by 17 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. Energy Efficient 2D FIR Filter and Multiplier Design for Image Processing Applications;2024 IEEE International Conference on Information Technology, Electronics and Intelligent Communication Systems (ICITEICS);2024-06-28

4. Carry Select Adder Using Square Root Techniques in Ripple Carry and BCD Adders;2024 IEEE 13th International Conference on Communication Systems and Network Technologies (CSNT);2024-04-06