Author:
Sato Hideo,Kato Kazuo,Sase Takashi,Ikushima Ichiro,Kojima Shin-ichi
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,General Physics and Astronomy
Reference13 articles.
1. and . Information Communication Systems, pp. 814-828. Lattaice Publ. (July 1984).
2. The monolithic phase-locked loop-a versatile building block
3. High-frequency phase-locked loops in monolithic bipolar technology
4. et al. A monolithic 50-200 MHz CMOS clock recovery and retiming circuit. Proc., CICC, pp. 1451–1454 (May 1989).
5. A 50 MHz phase- and frequency-locked loop
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A fast-locking low-reference spur cascaded PLL with gate-diffusion input-based phase detector and pulse width amplifier;International Journal of Electronics;2023-11-07
2. All-Digital PLL with Ultra Fast Acquisition;2005 IEEE Asian Solid-State Circuits Conference;2005-11
3. Speeding up an integer-N PLL by controlling the loop filter charge;IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing;2003-07
4. A fast lock digital phase-locked-loop architecture for wireless applications;IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing;2003-02
5. A wideband sigma-delta phase-locked-loop modulator for wireless applications;IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing;2003-02