1. Altera Corp 2013 Implementing FPGA Design with the OpenCL Standard www.altera.com
2. High-level synthesis of dataflow programs for signal processing systems;Bezati;Proc. Int. Symp. on Image and Signal Processing and Analysis,2013
3. TURNUS: A design exploration framework for dataflow system design;Brunei;Proc. IEEE Int. Symp. on Circuits and Systems,2013
4. LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems;Canis;ACM Trans. Embedded Computing Systems,2013
5. Memory accesses management during high level synthesis;Corre;Proc. IEEE Int. Conf. on CODES+ISSS,2004