Publisher
John Wiley & Sons Singapore Pte. Ltd
Reference31 articles.
1. Berkeley Logic Synthesis and Verification Group ABC: A system for sequential synthesis and verification http://www.eecs.berkeley.edu/alanmi/abc
2. D. Chan J. Cong DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs Proceedings of the ICCAD 752 759 2004
3. Perturb and simplify: multilevel Boolean network optimizer;Chang;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1996
4. C.-W. J. Chang M. Marek-Sadowska Who are the alternative wires in your neighborhood? (alternative wires identification without search) Proceedings of the 11th Great Lakes symposium on VLSI 103 108 2001
5. Theory of wire addition and removal in combinational Boolean networks;Chang;Microelectronic Engineering,2007