1. Global flow optimization in automatic logic design
2. R. Brayton, G. Hachtel, A. Sangiovanni-Vincentelli, in: Proceedings of the IEEE, vol. 78, pp. 264–300, Feb. 1990.
3. C.-W. Chang, M. Marek-Sadowska, in: Proceedings of of International Conference on Computer-Aided Design, Nov. 2001, pp. 606–609.
4. C.-W. Chang, C.-K. Cheng, P. Suaris, M. Marek-Sadowska, in: Proceedings of the Design Automation Conference, 2000, pp. 286–289.
5. S.-C. Chang, Layout driven logic synthesis and optimization techniques for FPGA, Ph.D. Thesis, Department of Electrical and Computer Engineering, University of California, Santa Barbara, 1994.