1. Design of a sense circuit for low-voltage flash memories
2. A channel-erasing 1.8-V-only 32-Mb NOR flash EEPROM with a bitline direct sensing scheme
3. , , , , , , , , , , , , , . A channel-erasing 1.8 V-only 32Mb NOR flash EEPROM with a bit-line direct-sensing scheme. IEEE Int Solid-State Circuits Conf Dig Tech Papers, p 814– 815, 2000.
4. , , , , , , , , , , , , . Novel 0.44 m2 Ti-salicide STI cell technology for high-density NOR flash memories and high performance embedded application. IEDM Tech Dig 1998, p 975– 997.
5. , , , , , , . A novel high-density 5F2 NAND STI cell technology suitable for 256 Mbit and 1 Gbit flash memories. IEDM Tech Dig, 1997, p 271– 274.