A Qualitative Approach to Many‐core Architecture-Reference-Cited by-同舟云学术

A Qualitative Approach to Many‐core Architecture

Published:2021-03-26 Issue: Volume: Page:27-51
ISSN:
Container-title:Multi‐Processor System‐on‐Chip 1
language:
Short-container-title:

Author:

Dupont de Dinechin Benoît

Publisher

Wiley

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1002/9781119818298.ch2

Reference46 articles.

1. Bodin B. Munier‐Kordon A. andDupont de Dinechin B.(2013).Periodic schedules for cyclo‐static dataflow. The 11th IEEE Symposium on Embedded Systems for Real‐time Multimedia Montreal QC Canada 105–114.

2. Bodin B. Munier‐Kordon A. andDupont de Dinechin B.(2016).Optimal and fast throughput evaluation of CSDF. Proceedings of the 53rd Annual Design Automation Conference. Austin USA 160:1–160:6.

3. Brunie N.(2017).Modified fused multiply and add for exact low precision product accumulation.24thIEEESymposium on Computer Arithmetic. London United Kingdom 106–113.

4. Carmichael Z. Langroudi H.F. Khazanov C. Lillie J. Gustafson J.L. andKudithipudi D.(2019).Performance‐efficiency trade‐off of low‐precision numerical formats in deep neural networks. Proceedings of the Conference for Next Generation Arithmetic. New York USA 3:1–3:9.

5. CAST(2016).Multi‐core Processors Technical Report CAST‐32A FAA [Online]. Available:https://www.faa.gov/aircraft/air_cert/design_approvals/air_software/cast/cast_papers/.

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. MemPool: A Scalable Manycore Architecture With a Low-Latency Shared L1 Memory;IEEE Transactions on Computers;2023-12