Networks on Chips: Structure and Design Methodologies

Author:

Tsai Wen-Chung1,Lan Ying-Cherng1,Hu Yu-Hen2,Chen Sao-Jie3

Affiliation:

1. Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan

2. Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI 53706-1691, USA

3. Department of Electrical Engineering and Graduate Institute of Electronics Enginering, National Taiwan University, Taipei 106, Taiwan

Abstract

The next generation of multiprocessor system on chip (MPSoC) and chip multiprocessors (CMPs) will contain hundreds or thousands of cores. Such a many-core system requires high-performance interconnections to transfer data among the cores on the chip. Traditional system components interface with the interconnection backbone via a bus interface. This interconnection backbone can be an on-chip bus or multilayer bus architecture. With the advent of many-core architectures, the bus architecture becomes the performance bottleneck of the on-chip interconnection framework. In contrast, network on chip (NoC) becomes a promising on-chip communication infrastructure, which is commonly considered as an aggressive long-term approach for on-chip communications. Accordingly, this paper first discusses several common architectures and prevalent techniques that can deal well with the design issues of communication performance, power consumption, signal integrity, and system scalability in an NoC. Finally, a novel bidirectional NoC (BiNoC) architecture with a dynamically self-reconfigurable bidirectional channel is proposed to break the conventional performance bottleneck caused by bandwidth restriction in conventional NoCs.

Funder

National Science Council

Publisher

Hindawi Limited

Subject

Electrical and Electronic Engineering,General Computer Science,Signal Processing

Cited by 43 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. HDL Environment for the Synthesis of 2-Dimensional and 3- Dimensional Network on Chip Mesh Router Architecture;2024 International Conference on Communication, Computer Sciences and Engineering (IC3SE);2024-05-09

2. Simeuro: A Hybrid CPU-GPU Parallel Simulator for Neuromorphic Computing Chips;IEEE Transactions on Parallel and Distributed Systems;2023-10

3. Hardware-Software Complex for Prototyping NoCs Using a Few FPGA Chips;2023 International Russian Automation Conference (RusAutoCon);2023-09-10

4. A Deep Learning Network-on-Chip (NoC)-Based Switch-Router to Enhance Information Security in Resource-Constrained Devices;Journal of Circuits, Systems and Computers;2023-08-31

5. Design Of Low Area Interconnect Architecture for CPU-GPU Network-On-Chips (NoCs);2023 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT);2023-07-14

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3