Novel Low Complexity Pulse-Triggered Flip-Flop for Wireless Baseband Applications-Reference-Cited by-同舟云学术

Novel Low Complexity Pulse-Triggered Flip-Flop for Wireless Baseband Applications

Published:2013-05-25 Issue: Volume:2013 Page:1-4
ISSN:2090-8679
Container-title:ISRN Electronics
language:en
Short-container-title:ISRN Electronics

Author:

Chu Hung-Chi¹^ORCID,Lin Jin-Fa¹,Hu Dong-Ting¹

Affiliation:

1. Department of Information and Communication Engineering, Chaoyang University of Technology, 168 Jifong E. Road, Wufong Township, Taichung County 41349, Taiwan

Abstract

A low complexity dual-mode pulse-triggered FF design for wireless baseband processing is presented in this paper. It supports both single-edge- and double-edge-triggered operations subject to a mode select control. Due to the novelty in pulse generator design, the layout area overhead is only 8% when compared with other single-mode counterpart design. Postlayout simulations in TSMC 1P6M 0.18 μm CMOS process model also indicate that the proposed design is as efficient as its single-mode counterpart in various performance metrics.

Publisher

Hindawi Limited

Subject

General Engineering

Link

http://downloads.hindawi.com/archive/2013/187127.pdf

Reference6 articles.

1. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems

2. A new family of semidynamic and dynamic flip-flops with embedded logic for high-performance processors

3. Conditional-capture flip-flop for statistical power reduction

4. XNOR-based double-edge-triggered flip-flop for two-phase pipelines

5. A 65 nm 1 Gb 2b/cell NOR Flash With 2.25 MB/s Program Throughput and 400 MB/s DDR Interface

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A High-Speed Sense Amplifier Based Flip Flop with a Single Ended Latch Design and Low Voltage Operating Capabilities;2023 3rd International Conference on Smart Generation Computing, Communication and Networking (SMART GENCON);2023-12-29