1. Register Allocation;SSA-based Compiler Design;2021-06-12
2. Register optimizations for stencils on GPUs;ACM SIGPLAN Notices;2018-03-23
3. Register optimizations for stencils on GPUs;Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming;2018-02-10
4. Bounded memory scheduling of dynamic task graphs;Proceedings of the 23rd international conference on Parallel architectures and compilation;2014-08-24
5. Optimal and Heuristic Global Code Motion for Minimal Spilling;Lecture Notes in Computer Science;2013