1. A method for automatic design error location and correction in combinational logic circuits;Journal of Electronic Testing: Theory and Applications (JETTA);1996-04
2. On correction of multiple design errors;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;1995
3. Design error diagnosis in sequential circuits;Lecture Notes in Computer Science;1995
4. On determining symmetries in inputs of logic circuits;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;1994
5. Logic verification of incomplete functions and design error location;Lecture Notes in Computer Science