Affiliation:
1. Sharif University of Technology, Tehran, Iran
Abstract
Many-cores execute a large number of diverse applications concurrently. Inter-application interference can lead to a security threat as timing channel attack in the on-chip network. A non-interference communication in the shared on-chip network is a dominant necessity for secure many-core platforms to leverage the concepts of the cloud and embedded system-on-chip. The current non-interference techniques are limited to static scheduling and need router modification at micro-architecture level. Mapping of applications can effectively determine the interference among applications in on-chip network. In this work, we explore non-interference approaches through run-time mapping at software and application level. We map the same group of applications in isolated domain(s) to meet non-interference flows. Through run-time mapping, we can maximize utilization of the system without leaking information. The proposed run-time mapping policy requires no router modification in contrast to the best known competing schemes, and the performance degradation is, on average, 16% compared to the state-of-the-art baselines.
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Information Systems,Software
Reference45 articles.
1. Adapteva. {n.d.}. Epiphany Technical Reference Documents. Retrieved from http://www.adapteva.com/all-documents. Adapteva. {n.d.}. Epiphany Technical Reference Documents. Retrieved from http://www.adapteva.com/all-documents.
2. Kalray. {n.d.}. MPPA Manycore. Retrieved from http://www.kalrayinc.com/. Kalray. {n.d.}. MPPA Manycore. Retrieved from http://www.kalrayinc.com/.
3. Achieving predictable performance through better memory controller placement in many-core CMPs
4. The multikernel
5. The PARSEC benchmark suite
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献