Affiliation:
1. Columbia University, New York, NY, USA
Abstract
Hardware accelerators are key to the efficiency and performance of system-on-chip (SoC) architectures. With high-level synthesis (HLS), designers can easily obtain several performance-cost trade-off implementations for each component of a complex hardware accelerator. However, navigating this design space in search of the Pareto-optimal implementations at the system level is a hard optimization task. We present COSMOS, an automatic methodology for the design-space exploration (DSE) of complex accelerators, that coordinates both HLS and memory optimization tools in a compositional way. First, thanks to the co-design of datapath and memory, COSMOS produces a large set of Pareto-optimal implementations for each component of the accelerator. Then, COSMOS leverages compositional design techniques to quickly converge to the desired trade-off point between cost and performance at the system level. When applied to the system-level design (SLD) of an accelerator for wide-area motion imagery (WAMI), COSMOS explores the design space as completely as an exhaustive search, but it reduces the number of invocations to the HLS tool by up to 14.6×.
Funder
DARPA PERFECT
C-FAR
National Science Foundation
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Software
Reference48 articles.
1. Validity of the single processor approach to achieving large scale computing capabilities
2. N. Baradaran and P. C. Diniz. 2008. A Compiler Approach to Managing Storage and Memory Bandwidth in Configurable Architectures. ACM Transaction on Design Automation of Electronic Systems (2008). 10.1145/1391962.1391969 N. Baradaran and P. C. Diniz. 2008. A Compiler Approach to Managing Storage and Memory Bandwidth in Configurable Architectures. ACM Transaction on Design Automation of Electronic Systems (2008). 10.1145/1391962.1391969
3. K. Barker T. Benson D. Campbell D. Ediger R. Gioiosa A. Hoisie D. Kerbyson J. Manzano A. Marquez L. Song N. Tallent and A. Tumeo. 2013. PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual. Pacific Northwest National Laboratory and Georgia Tech Research Institute. http://hpc.pnl.gov/PERFECT/. K. Barker T. Benson D. Campbell D. Ediger R. Gioiosa A. Hoisie D. Kerbyson J. Manzano A. Marquez L. Song N. Tallent and A. Tumeo. 2013. PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual. Pacific Northwest National Laboratory and Georgia Tech Research Institute. http://hpc.pnl.gov/PERFECT/.
4. S. Borkar and A. Chien. 2011. The Future of Microprocessors. Communication of the ACM (2011). 10.1145/1941487.1941507 S. Borkar and A. Chien. 2011. The Future of Microprocessors. Communication of the ACM (2011). 10.1145/1941487.1941507
5. S. Boyd and L. Vandenberghe. 2004. Convex Optimization. Cambridge University Press. S. Boyd and L. Vandenberghe. 2004. Convex Optimization. Cambridge University Press.
Cited by
31 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献