Performance Evaluation of Congestion-Aware Routing with DVFS on a Millimeter-Wave Small-World Wireless NoC

Author:

Murray Jacob1,Kim Ryan1,Wettin Paul1,Pande Partha Pratim1,Shirazi Behrooz1

Affiliation:

1. Washington State University

Abstract

The mm-wave small-world wireless NoC (mSWNoC) has emerged as an enabling interconnection infrastructure for designing high-bandwidth and energy-efficient multicore chips. In this mSWNoC architecture, long-range communication predominately takes place through the wireless shortcuts operating in the range of 10--100GHz, whereas short-range data exchange occurs through conventional metal wires. This results in performance advantages (lower latency and energy dissipation), mainly stemming from using the wireless links as long-range shortcuts between far-apart cores. The performance gain introduced by the wireless channels can be enhanced further if the wireline links of the mSWNoC are optimized according to the traffic patterns arising out of the application workloads. While there is significant energy savings, and hence temperature reduction, in the network due to the mSWNoC architecture, a load-imbalanced network is still susceptible to local temperature hotspots. In this work, we demonstrate that by incorporating congestion-avoidance routing with network-level dynamic voltage and frequency scaling (DVFS) in an mSWNoC, the power and thermal profiles can be improved without a significant impact on the overall network performance. In this work, we demonstrate how novel interconnect architectures enabled by the on-chip wireless links coupled with power management strategies can improve the energy and thermal characteristics of an mSWNoC significantly without introducing any performance degradation with respect to the conventional mesh-based NoC.

Funder

Army Research Office

Division of Computer and Network Systems

Division of Computing and Communication Foundations

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Reference43 articles.

1. C. Bienia. 2011. Benchmarking modern multiprocessors. Ph.D. Dissertation Princeton University Princeton NJ. C. Bienia. 2011. Benchmarking modern multiprocessors. Ph.D. Dissertation Princeton University Princeton NJ.

2. The gem5 simulator

3. Dynamic power management for multidomain system-on-chip platforms

4. Performance evaluation and design trade-offs for wireless network-on-chip architectures

5. Understanding the Thermal Implications of Multi-Core Architectures

Cited by 11 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Dynamic Power Management in Large Manycore Systems: A Learning-to-Search Framework;ACM Transactions on Design Automation of Electronic Systems;2023-09-08

2. Design of a novel congestion-aware communication mechanism for wireless NoC in multicore systems;Signal and Data Processing;2022-05-01

3. Exploiting Data Resilience in Wireless Network-on-chip Architectures;ACM Journal on Emerging Technologies in Computing Systems;2020-04-30

4. Implementing On-Chip Wireless Communication in Multi-stage Interconnection NoCs;Advanced Information Networking and Applications;2020

5. On-Chip Dynamic Resource Managemen;Foundations and Trends® in Electronic Design Automation;2019

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3