When Prefetching Works, When It Doesn’t, and Why

Author:

Lee Jaekyu1,Kim Hyesoon1,Vuduc Richard1

Affiliation:

1. Georgia Institute of Technology

Abstract

In emerging and future high-end processor systems, tolerating increasing cache miss latency and properly managing memory bandwidth will be critical to achieving high performance. Prefetching, in both hardware and software, is among our most important available techniques for doing so; yet, we claim that prefetching is perhaps also the least well-understood. Thus, the goal of this study is to develop a novel, foundational understanding of both the benefits and limitations of hardware and software prefetching. Our study includes: source code-level analysis, to help in understanding the practical strengths and weaknesses of compiler- and software-based prefetching; a study of the synergistic and antagonistic effects between software and hardware prefetching; and an evaluation of hardware prefetching training policies in the presence of software prefetching requests. We use both simulation and measurement on real systems. We find, for instance, that although there are many opportunities for compilers to prefetch much more aggressively than they currently do, there is also a tangible risk of interference with training existing hardware prefetching mechanisms. Taken together, our observations suggest new research directions for cooperative hardware/software prefetching.

Funder

National Science Foundation

Division of Computing and Communication Foundations

U.S. Department of Energy

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Information Systems,Software

Reference48 articles.

1. AMD. AMD Phenom II Processors. http://www.amd.com/us/products/desktop/processors/phenom-ii/Pages/phenom-ii.aspx. AMD . AMD Phenom II Processors. http://www.amd.com/us/products/desktop/processors/phenom-ii/Pages/phenom-ii.aspx.

2. Badawy A.-H. A. Aggarwal A. Yeung D. and Tseng C.-W. 2004. The efficacy of software prefetching and locality optimizations on future memory systems. J. Instruct.-Level Parallelism 6. Badawy A.-H. A. Aggarwal A. Yeung D. and Tseng C.-W. 2004. The efficacy of software prefetching and locality optimizations on future memory systems. J. Instruct.-Level Parallelism 6 .

3. An effective on-chip preloading scheme to reduce data access penalty

4. Software prefetching

Cited by 81 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access;ACM Transactions on Architecture and Code Optimization;2024-09-14

2. FAJITA: Stateful Packet Processing at 100 Million pps;Proceedings of the ACM on Networking;2024-08-18

3. How to Be Fast and Not Furious: Looking Under the Hood of CPU Cache Prefetching;Proceedings of the 20th International Workshop on Data Management on New Hardware;2024-06-09

4. NeuroCool: Dynamic Thermal Management of 3D DRAM for Deep Neural Networks through Customized Prefetching;ACM Transactions on Design Automation of Electronic Systems;2023-12-18

5. Hardware Prefetching Tuning Method Based on Program Phase Behavior;Journal of Circuits, Systems and Computers;2023-11-24

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3