Affiliation:
1. University of Wisconsin-Madison, Madison, WI, USA
Abstract
Accelerators are increasingly recognized as one of the major drivers of future computational growth. For accelerators, shared virtual memory (VM) promises to simplify programming and provide safe data sharing with CPUs. Unfortunately, the overheads of virtual memory, which are high for general-purpose processors, are even higher for accelerators. Providing accelerators with direct access to physical memory (PM) in contrast, provides high performance but is both unsafe and more difficult to program. We propose Devirtualized Memory (DVM) to combine the protection of VM with direct access to PM. By allocating memory such that physical and virtual addresses are almost always identical (VA==PA), DVM mostly replaces page-level address translation with faster region-level Devirtualized Access Validation (DAV). Optionally on read accesses, DAV can be overlapped with data fetch to hide VM overheads. DVM requires modest OS and IOMMU changes, and is transparent to the application. Implemented in Linux 4.10, DVM reduces VM overheads in a graph-processing accelerator to just 1.6% on average. DVM also improves performance by 2.1X over an optimized conventional VM implementation, while consuming 3.9X less dynamic energy for memory management. We further discuss DVM's potential to extend beyond accelerators to CPUs, where it reduces VM overheads to 5% on average, down from 29% for conventional VM.
Funder
National Science Foundation
Publisher
Association for Computing Machinery (ACM)
Subject
Computer Graphics and Computer-Aided Design,Software
Reference37 articles.
1. Junwhan Ahn Sungpack Hong Sungjoo Yoo Onur Mutlu and Kiyoung Choi. 2015. A Scalable Processing-in-memory Accelerator for Parallel Graph Processing Proceedings of the 42Nd Annual International Symposium on Computer Architecture (ISCA). 10.1145/2749469.2750386 Junwhan Ahn Sungpack Hong Sungjoo Yoo Onur Mutlu and Kiyoung Choi. 2015. A Scalable Processing-in-memory Accelerator for Parallel Graph Processing Proceedings of the 42Nd Annual International Symposium on Computer Architecture (ISCA). 10.1145/2749469.2750386
2. AMD I/O Virtualization Technology (IOMMU) Specification;AMD.;Revision,2016
3. The NAS parallel benchmarks---summary and preliminary results
4. Translation caching
5. Efficient virtual memory for big memory servers
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. A survey on hardware accelerators: Taxonomy, trends, challenges, and perspectives;Journal of Systems Architecture;2022-08
2. Improving Address Translation in Multi-GPUs via Sharing and Spilling aware TLB Design;MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture;2021-10-17
3. Morrigan: A Composite Instruction TLB Prefetcher;MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture;2021-10-17
4. MEG;ACM Transactions on Reconfigurable Technology and Systems;2020-10