SODA-OPT an MLIR based flow for co-design and high-level synthesis-Reference-Cited by-同舟云学术

SODA-OPT an MLIR based flow for co-design and high-level synthesis

Published:2022-05-17 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 19th ACM International Conference on Computing Frontiers
language:
Short-container-title:

Author:

Agostini Nicolas Bohm¹,Curzel Serena²,Kaeli David¹,Tumeo Antonino³

Affiliation:

1. Northeastern University

2. Politecnico di Milano, Milan, Italy

3. Pacific Northwest National Laboratory

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3528416.3530866

Reference5 articles.

1. J. Appleyard and S. Yokim. 2017. Programming Tensor Cores in CUDA 9. https://developer.nvidia.com/blog/programming-tensor-cores-cuda-9/ J. Appleyard and S. Yokim. 2017. Programming Tensor Cores in CUDA 9. https://developer.nvidia.com/blog/programming-tensor-cores-cuda-9/

2. F. Ferrandi V. G. Castellana S. Curzel P. Fezzardi M. Fiorito M. Lattuada M. Minutoli C. Pilato and A. Tumeo. 2021. Bambu: an Open-Source Research Framework for the High-Level Synthesis of Complex Applications. In DAC. ACM 1327--1330. F. Ferrandi V. G. Castellana S. Curzel P. Fezzardi M. Fiorito M. Lattuada M. Minutoli C. Pilato and A. Tumeo. 2021. Bambu: an Open-Source Research Framework for the High-Level Synthesis of Complex Applications. In DAC. ACM 1327--1330.

3. N.P. Jouppi C. Young N. Patil D. Patterson G. Agrawal R. Bajwa S. Bates S. Bhatia N. Boden A. Borchers etal 2017. In-datacenter performance analysis of a tensor processing unit. In ISCA. ACM 1--12. N.P. Jouppi C. Young N. Patil D. Patterson G. Agrawal R. Bajwa S. Bates S. Bhatia N. Boden A. Borchers et al. 2017. In-datacenter performance analysis of a tensor processing unit. In ISCA . ACM 1--12.

4. C. Lattner , M. Amini , U. Bondhugula , A. Cohen , A. Davis , J. Pienaar , R. Riddle , T. Shpeisman , N. Vasilache , and O. Zinenko . 2021 . MLIR: Scaling compiler infrastructure for domain specific computation. In CGO. ACM, 2--14. C. Lattner, M. Amini, U. Bondhugula, A. Cohen, A. Davis, J. Pienaar, R. Riddle, T. Shpeisman, N. Vasilache, and O. Zinenko. 2021. MLIR: Scaling compiler infrastructure for domain specific computation. In CGO. ACM, 2--14.

5. Pouchet L. and others. 2021. PolyBench/C 4.2.1. https://web.cse.ohio-state.edu/~pouchet.2/software/polybench/ Pouchet L. and others. 2021. PolyBench/C 4.2.1. https://web.cse.ohio-state.edu/~pouchet.2/software/polybench/

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. HLS-IRT: Hardware Trojan Insertion through Modification of Intermediate Representation During High-Level Synthesis;ACM Transactions on Design Automation of Electronic Systems;2024-09-04

2. A Systematic Translation Validation Framework for MLIR-Based Compilers;International Journal of Software Engineering and Knowledge Engineering;2024-07-19

3. SEER: Super-Optimization Explorer for High-Level Synthesis using E-graph Rewriting;Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2;2024-04-27

4. Stencil-HMLS: A multi-layered approach to the automatic optimisation of stencil codes on FPGA;Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis;2023-11-12

5. Analysis and Implementation of Space Avionics Co-Processor for Deep Learning Acceleration;2023 European Data Handling & Data Processing Conference (EDHPC);2023-10-02