1. C. C. Lee and M. P. Flynn, "A 12 b 50 MS/s 3.5 mW SAR assisted 2-stage pipeline ADC," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2010, pp. 239--240.
2. M. Zhang, K. Noh, X. Fan and E. Sánchez-Sinencio, "A 0.8-1.2 V 10-50 MS/s 13-bit Subranging Pipelined-SAR ADC Using a Temperature-Insensitive Time-Based Amplifier," in IEEE Journal of Solid-State Circuits, vol. 52, no. 11, pp. 2991--3005, Nov. 2017.
3. F. van der Goes et al., " F. van der Goes et al., "A 1.5 mW 68 dB SNDR 80 MS/s 2 X Interleaved Pipelined SAR ADC in 28 nm CMOS," in IEEE Journal of Solid-State Circuits, vol. 49, no. 12, pp. 2835--2845, Dec. 2014," in IEEE Journal of Solid-State Circuits, vol. 49, no. 12, pp. 2835--2845, Dec. 2014.
4. Y. Zhu, C. Chan, S. U and R. P. Martins, "An 11b 450 MS/s Three-Way Time-Interleaved Subranging Pipelined-SAR ADC in 65 nm CMOS," in IEEE Journal of Solid-State Circuits, vol. 51, no. 5, pp. 1223--1234, May 2016.
5. B. Vaz et al., "16.1 A 13b 4GS/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC," 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 276--277.