Affiliation:
1. University of Michigan, Ann Arbor, MI
2. University of California, Berkeley, CA
Abstract
Traditional digital circuit synthesis flows start from an HDL behavioral definition and assume that circuit functions are almost completely defined, making don't-care conditions rare. However, recent design methodologies do not always satisfy these assumptions. For instance, third-party IP blocks used in a system-on-chip are often overdesigned for the requirements at hand. By focusing only on the input combinations occurring in a specific application, one could resynthesize the system to greatly reduce its area and power consumption. Therefore we extend modern digital synthesis with a novel technique, called SWEDE, that makes use of extensive external don't-cares. In addition, we utilize such don't-cares present implicitly in existing simulation-based verification environments for circuit customization. Experiments indicate that SWEDE scales to large ICs with half-million input vectors and handles practical cases well.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference37 articles.
1. ABC. 2007. Berkeley logic synthesis and verification group ABC: A system for sequential synthesis and verification release 80308. ABC. 2007. Berkeley logic synthesis and verification group ABC: A system for sequential synthesis and verification release 80308.
2. Opportunities and challenges for better than worst-case design
3. SimpleScalar: an infrastructure for computer system modeling
4. Avery. 2008. Avery design systems. http://www.avery-design.com/. Avery. 2008. Avery design systems. http://www.avery-design.com/.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Learning Boolean Circuits from Examples for Approximate Logic Synthesis;Proceedings of the 26th Asia and South Pacific Design Automation Conference;2021-01-18
2. Logic Synthesis of Approximate Circuits;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2020-10
3. Scalable Generic Logic Synthesis;Proceedings of the 56th Annual Design Automation Conference 2019;2019-06-02
4. Assessing Library Web Accessibility for Visually or Hearing Impaired People;J LIBR INFORM STUD;2019
5. Progressive Generation of Canonical Irredundant Sums of Products Using a SAT Solver;Advanced Logic Synthesis;2017-11-16