Author:
Petkovska Ana,Mishchenko Alan,Novo David,Owaida Muhsen,Ienne Paolo
Publisher
Springer International Publishing
Reference31 articles.
1. L. Amarù, P.E. Gaillardon, A. Burg, G. De Micheli, Data compression via logic synthesis, in Proceedings of the Asia and South Pacific Design Automation Conference, Yokohama (2014), pp. 628–33
2. Berkeley Logic Synthesis and Verification Group, Berkeley, Calif.: ABC: A system for sequential synthesis and verification, http://www.eecs.berkeley.edu/~alanmi/abc/
3. R.K. Brayton, G.D. Hachtel, C.T. McMullen, A.L. Sangiovanni Vincentelli, Logic Minimization Algorithms for VLSI Synthesis (Kluwer Academic, Boston, 1984)
4. K. Chang, V. Bertacco, I.L. Markov, A. Mishchenko, Logic synthesis and circuit customization using extensive external don’t-cares. ACM Trans. Des. Autom. Electron. Syst. 15(3), 1–24 (2010)
5. C. Condrat, P. Kalla, S. Blair, Logic synthesis for integrated optics, in Proceedings of the 21st ACM Great Lakes Symposium on VLSI, Lausanne (2011), pp. 13–18
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. An Improved method to join BDDs for incompletely specified Boolean functions;2023 IEEE International Symposium on Circuits and Systems (ISCAS);2023-05-21
2. Canonical computation without canonical representation;Proceedings of the 55th Annual Design Automation Conference;2018-06-24