Usage-Based RTL Subsetting for Hardware Accelerators-Reference-Cited by-同舟云学术

Usage-Based RTL Subsetting for Hardware Accelerators

Published:2022-10-30 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design
language:
Short-container-title:

Author:

Tan Qinhan¹,Gupta Aarti¹,Malik Sharad¹

Affiliation:

1. Princeton University

Funder

This work was supported by the Applications Driving Architectures (ADA) Research Center, a JUMP Center co-sponsored by SRC and DARPA. This research is also funded in part by NSF award number 1628926, XPS: FULL: Hardware Software Abstractions: Addressing Specification and Verification Gaps in Accelerator-Oriented Parallelism, and the DARPA POSH Program Project: Upscale: Scaling up formal tools for POSH Open Source Hardware.

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3508352.3549391

Reference26 articles.

1. Rajeev Alur , Rastislav Bodik , Garvit Juniwal , Milo MK Martin , Mukund Raghothaman , Sanjit A Seshia , Rishabh Singh , Armando Solar-Lezama , Emina Torlak , and Abhishek Udupa . 2013 . Syntax-Guided Synthesis. FMCAD 2013 Formal Methods in Computer-Aided Design (2013), 1. Rajeev Alur, Rastislav Bodik, Garvit Juniwal, Milo MK Martin, Mukund Raghothaman, Sanjit A Seshia, Rishabh Singh, Armando Solar-Lezama, Emina Torlak, and Abhishek Udupa. 2013. Syntax-Guided Synthesis. FMCAD 2013 Formal Methods in Computer-Aided Design (2013), 1.

2. Apple. 2020. Apple M1 Chip. https://www.apple.com/newsroom/2020/11/apple-unleashes-m1 Apple. 2020. Apple M1 Chip. https://www.apple.com/newsroom/2020/11/apple-unleashes-m1

3. asinghani. 2020. Crypto Accelerator Chip. https://github.com/asinghani/crypto-accelerator-chip asinghani. 2020. Crypto Accelerator Chip. https://github.com/asinghani/crypto-accelerator-chip

4. Secure information flow by self-composition

5. SAT and ATPG