Affiliation:
1. The Pennsylvania State University, University Park, PA
Abstract
Despite the numerous optimization and evaluation studies that have been conducted with TLBs over the years, there is still a deficiency in an indepth understanding of TLB characteristics from an application angle. This paper presents a detailed characterization study of the TLB behavior of the SPEC CPU2000 benchmark suite. The contributions of this work are in identifying important application characteristics for TLB studies, quantifying the SPEC2000 application behavior for these characteristics, as well as making pronouncements and suggestions for future research based on these results.Around one-fourth of the SPEC2000 applications (ammp, apsi, galgel, lucas, mcf, twolf and vpr) have significant TLB missrates. Both capacity and associativity are influencing factors on miss-rates, though they do not necessarily go hand-in-hand. Multi-level TLBs are definitely useful for these applications in cutting down access times without significant miss rate degradation. Superpaging to combine TLB entries may not be rewarding for many of these applications. Software management of TLBs in terms of determining what entries to prefetch, what entries to replace, and what entries to pin has a lot of potential to cut down miss rates considerably. Specifically, the potential benefits of prefetching TLB entries is examined, and Distance Prefetching is shown to give good prediction accuracy for these applications.
Publisher
Association for Computing Machinery (ACM)
Subject
Computer Networks and Communications,Hardware and Architecture,Software
Reference31 articles.
1. The interaction of architecture and operating system design
2. High-bandwidth address translation for multiple-issue processors
3. D. Burger and T. Austin. The SimpleScalar Toolset Version 3.0. http://www.simplescalar.org.]] 10.1145/268806.268810 D. Burger and T. Austin. The SimpleScalar Toolset Version 3.0. http://www.simplescalar.org.]] 10.1145/268806.268810
4. Cache performance for selected SPEC CPU2000 benchmarks
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Dead Page and Dead Block Predictors: Cleaning TLBs and Caches Together;2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2021-02
2. A survey of techniques for architecting TLBs;Concurrency and Computation: Practice and Experience;2016-12-22
3. Parallel Performance Problems on Shared-Memory Multicore Systems: Taxonomy and Observation;IEEE Transactions on Software Engineering;2016-08-01
4. rIOMMU;ACM SIGPLAN Notices;2015-05-12
5. Evaluating the Impact of TLB Misses on Future HPC Systems;2012 IEEE 26th International Parallel and Distributed Processing Symposium;2012-05