Differentiable-timing-driven global placement-Reference-Cited by-同舟云学术

Differentiable-timing-driven global placement

Author:

Guo Zizheng¹,Lin Yibo¹

Affiliation:

1. Peking University

Funder

National Key Research and Development Program of China

National Science Foundation of China

111 Project

Publisher

ACM

Link

Reference35 articles.

1. Architecture and details of a high quality, large-scale analytical placer;Kahng A. B.;Proc. ICCAD. IEEE,2005

2. Multilevel generalized force-directed method for circuit placement;Chan T.;Proc. ISPD. ACM,2005

3. A faster implementation of APlace;Kahng A. B.;Proc. ISPD. ACM,2006

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. A Data-Driven, Congestion-Aware and Open-Source Timing-Driven FPGA Placer Accelerated by GPUs;2024 IEEE 32nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM);2024-05-05

3. Implementation of a PnR Flow at Block Level to Achieve the High Utilisation Rate;2024 International Conference on Inventive Computation Technologies (ICICT);2024-04-24

4. Electrostatics-Based Analytical Global Placement for Timing Optimization;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25

5. Timing-Driven Analytical Placement According to Expected Cell Distribution Range;Proceedings of the 2024 International Symposium on Physical Design;2024-03-12