1. C. Alpert, A. Kahng, G.-J. Nam, S. Reda, and P. Villarrubia, "A semi-persistent clustering technique for VLSI circuit placement," in Proc. of ISPD, pp. 200--207, 2005.
2. Timing Influenced Layout Design;Burstein M.;Proc. of DAC,1985
3. H. Chang, E. Shragowitz, J. Liu, H. Youssef, B. Lu, and S. Sutanthavibul, "Net criticality revisited: An effective method to improve timing in physical design," in Proc. of ISPD, pp. 155--160, 2002.
4. How accurately can we model timing in a placement engine;A. Chowdhary;" in Proc. of DAC,2005
5. NTUplace3: An analytical placer for large-scale mixed-size designs with pre-placed blocks and density constraints;Chen T.-C.;IEEE Trans. of TCAD,2008