1. L. Amaru , V. Possani , E. Testa , F. Marranghello , C. Casares , J. Luo , P. Vuillod , A. Mishchenko , and G. D. Micheli , " LUT-based optimization for ASIC design flow," in 2021 DAC , 2021 . L. Amaru, V. Possani, E. Testa, F. Marranghello, C. Casares, J. Luo, P. Vuillod, A. Mishchenko, and G. D. Micheli, "LUT-based optimization for ASIC design flow," in 2021 DAC, 2021.
2. Improvements to Technology Mapping for LUT-Based FPGAs
3. Scalable don't-care-based logic optimization and resynthesis
4. PIMap
5. Timing-driven logic bi-decomposition;Cortadella J.;IEEE TCAD,2003