1. Majority-inverter graph: A new paradigm for logic optimization;Amaru Luca;IEEE TCAD,2015
2. Alan Mishchenko Robert Brayton . 2006 . Scalable logic synthesis using a simple circuit structure . In Proc. IWLS , Vol. 6 . Citeseer, 15--22. Alan Mishchenko Robert Brayton. 2006. Scalable logic synthesis using a simple circuit structure. In Proc. IWLS, Vol. 6. Citeseer, 15--22.
3. RK Brayton , Jie-Hong Roland Jiang , and Stephen Jang . 2007 . SAT-based logic optimization and resynthesis . In Proc. IWLS. 358--364 . RK Brayton, Jie-Hong Roland Jiang, and Stephen Jang. 2007. SAT-based logic optimization and resynthesis. In Proc. IWLS. 358--364.
4. Robert Brayton and Alan Mishchenko . 2010 . ABC: An academic industrial-strength verification tool . In ICCAV. Springer , 24--40. Robert Brayton and Alan Mishchenko. 2010. ABC: An academic industrial-strength verification tool. In ICCAV. Springer, 24--40.
5. Reducing structural bias in technology mapping;Chatterjee Satrajit;IEEE TCAD,2006