Net2-Reference-Cited by-同舟云学术

Net2

Published:2021-01-18 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 26th Asia and South Pacific Design Automation Conference
language:
Short-container-title:

Author:

Xie Zhiyao¹,Liang Rongjian²,Xu Xiaoqing³,Hu Jiang²,Duan Yixiao¹,Chen Yiran¹

Affiliation:

1. Duke University, Durham, NC, USA

2. Texas A&M University, College Station, TX, USA

3. ARM Inc., Austin, TX, USA

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3394885.3431562

Reference27 articles.

1. Cadence. 2020. Cadence digital full flow optimized to deliver improved quality of results with up to 3X faster throughput. https://www.cadence.com/en_US/home/company/newsroom/press-releases/pr/2020/cadence-digital-full-flow-optimized-to-deliver-improved-quality-.html Cadence. 2020. Cadence digital full flow optimized to deliver improved quality of results with up to 3X faster throughput. https://www.cadence.com/en_US/home/company/newsroom/press-releases/pr/2020/cadence-digital-full-flow-optimized-to-deliver-improved-quality-.html

2. Yen-Chun Fang etal 2018. Machine-learning-based dynamic IR drop prediction for ECO. In ICCAD. Yen-Chun Fang et al. 2018. Machine-learning-based dynamic IR drop prediction for ECO. In ICCAD.

3. Bahareh Fathi Laleh Behjat and Logan M Rakai. 2009. A pre-placement net length estimation technique for mixed-size circuits. In SLIP. Bahareh Fathi Laleh Behjat and Logan M Rakai. 2009. A pre-placement net length estimation technique for mixed-size circuits. In SLIP.

Cited by 29 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. EDA-schema: A Graph Datamodel Schema and Open Dataset for Digital Design Automation;Proceedings of the Great Lakes Symposium on VLSI 2024;2024-06-12

2. An Optimization-aware Pre-Routing Timing Prediction Framework Based on Heterogeneous Graph Learning;2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC);2024-01-22

3. CircuitNet: An Open-Source Dataset for Machine Learning in VLSI CAD Applications With Improved Domain-Specific Evaluation Metric and Learning Strategies;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-12

4. Transferable Graph Neural Network-Based Delay-Fault Localization for Monolithic 3-D ICs;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11

5. Chip design with machine learning: a survey from algorithm perspective;Science China Information Sciences;2023-10-19