The BRISC-V Platform-Reference-Cited by-同舟云学术

The BRISC-V Platform

Published:2019 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the Workshop on Computer Architecture Education - WCAE'19
language:
Short-container-title:

Author:

Agrawal Rashmi¹,Bandara Sahan¹,Ehret Alan¹,Isakov Mihailo¹,Mark Miguel¹,Kinsy Michel A.¹

Affiliation:

1. Adaptive and Secure Computing Systems (ASCS) Laboratory, Boston University, Boston, Massachusetts

Publisher

ACM Press

Reference5 articles.

1. Sahan Bandara, Alan Ehret, Donato Kava, and Michel Kinsy. 2019. BRISC-V: An Open-Source Architecture Design Space Exploration Toolbox. In Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '19). ACM, New York, NY, USA, 306--306. https://doi.org/10.1145/3289602.3293991

2. N. Boskov, M Isakov, and M. A. Kinsy. 2019. CodeTrolley: Hardware-Assisted Control Flow Obfuscation. Boston Area Architecture 2019 Workshop (BARC19) (Jan. 2019). arXiv:1903.00841

3. Michael Graziano, Miguel Mark, Stefan Gvozdenovic, and Michel A. Kinsy. 2019. Hardware Assisted Transparent ROP Mitigation for RISC-V. Boston Area Architecture 2019 Workshop (BARC19) (Jan. 2019).

4. Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. 2005. Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. In Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '05). ACM, New York, NY, USA, 190--200. https://doi.org/10.1145/1065010.1065034

5. A Waterman and K Asanovic. 2017. The RISC-V Instruction Set Manual-Volume I: User-Level ISA-Document Version 2.2. RISC-V Foundation (May 2017) (2017).

Cited by 17 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. RISCALAR: A Cycle-Approximate, Parametrisable RISC-V Microarchitecture Explorer & Simulator;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

2. Aprendendo Hierarquia de Memória e a Exploração das Localidades Espacial e Temporal com o Simulador Amnesia;International Journal of Computer Architecture Education;2023-12-01

3. A Practical Computer Architecture Education with RISC-V and TL-Verilog;2023 XXXII International Scientific Conference Electronics (ET);2023-09-13

4. Computer Engineering Education Experiences with RISC-V Architectures—From Computer Architecture to Microcontrollers;Journal of Low Power Electronics and Applications;2022-08-09

5. CPU Execution Time Analysis based on RISC-V ISA Simulators: A Survey;2022 International Conference on Development and Application Systems (DAS);2022-05-26