1. Verilator and SystemPerl;snyder;North American SystemC Users' Group Design Automation Conference,0
2. RISC-V ABIs Specification, Document Version 1.0;cheng;RISC-V International,2022
3. Curriculum Guidelines for Undergraduate Degree Programs in Computer Engineering;impagliazzo;Technical Report,2016
4. An Integrated Learning Approach Used in Computer Architecture
5. Top-Down Transaction-Level Design with TL-Verilog;hoover;CoRR,2018