Affiliation:
1. University of Maryland, College Park, MD
2. University of California, San Diego
Abstract
We present a customization framework for embedded processors which employs the utilization of application-specific information, thus specializing the processor's microarchitecture to the application needs. The increased processor utilization leads to a low-cost system implementation with no sacrifice in performance requirements and to reduced custom hardware in a typical SOC. We illustrate these ideas through the branch resolution problem, known to impose severe performance degradation on control-dominated embedded applications. A customization approach for early branch resolution and subsequent folding is presented. The application-specific information is captured by the microarchitecture through a low-cost reprogrammable hardware, thus attaining the twin benefits of processor standardization and application-specific customization. Experimental results show that for a representative set of control-dominated applications a reduction in the range of 3--22% in processor cycles can be achieved, thus extending the scope of low-cost embedded processors in complex codesigns for control intensive systems.
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Software
Reference15 articles.
1. Fisher J. A. Faraboschi P. and Desoli G. 1996. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MICRO. 324--335. Fisher J. A. Faraboschi P. and Desoli G. 1996. Custom-fit processors: Letting applications define architectures. In 29th MICRO. 324--335.
2. Gibbons P. B. and Muchnik S. S. 1986. . . . In SIGPLAN. 11--16. 10.1145/13310.13312 Gibbons P. B. and Muchnik S. S. 1986. Efficient instruction scheduling for a pipelined processor. In SIGPLAN. 11--16. 10.1145/13310.13312
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献