Giving Future(s) to Transactional Memory-Reference-Cited by-同舟云学术

Giving Future(s) to Transactional Memory

Published:2020-07-06 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 32nd ACM Symposium on Parallelism in Algorithms and Architectures
language:
Short-container-title:

Author:

Zeng Jingna¹,Haridi Seif²,Issa Shady³,Romano Paolo³,Rodrigues Luis³

Affiliation:

1. KTH Royal Institute of Technology & University of Lisbon, Stockholm, Sweden

2. KTH Royal Institute of Technology, Stockholm, Sweden

3. INESC-ID & University of Lisbon, Lisbon, Portugal

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3350755.3400220

Reference20 articles.

1. Kunal Agrawal Jeremy T Fineman and Jim Sukha. 2008. Nested parallelism in transactional memory. In PPoPP. 163--174. Kunal Agrawal Jeremy T Fineman and Jim Sukha. 2008. Nested parallelism in transactional memory. In PPoPP. 163--174.

2. Woongki Baek and Christos Kozyrakis. 2009. NesTM: Implementing and Evaluating Nested Parallelism in Software Transactional Memory. In PACT (Raleigh NC USA). Woongki Baek and Christos Kozyrakis. 2009. NesTM: Implementing and Evaluating Nested Parallelism in Software Transactional Memory. In PACT (Raleigh NC USA).

3. Dave Dice Maurice Herlihy and Alex Kogan. 2018. Improving Parallelism in Hardware Transactional Memory. TACO 15 1 (2018) 9:1--9:24. https://doi.org/ 10.1145/3177962 Dave Dice Maurice Herlihy and Alex Kogan. 2018. Improving Parallelism in Hardware Transactional Memory. TACO 15 1 (2018) 9:1--9:24. https://doi.org/ 10.1145/3177962

4. Dave Dice Yossi Lev Yujie Liu Victor Luchangco and Mark Moir. 2013. Using hardware transactional memory to correct and simplify and readers-writer lock algorithm. In PPoPP. 261--270. Dave Dice Yossi Lev Yujie Liu Victor Luchangco and Mark Moir. 2013. Using hardware transactional memory to correct and simplify and readers-writer lock algorithm. In PPoPP. 261--270.

5. Nuno Diegues Paolo Romano and Luís E. T. Rodrigues. 2014. Virtues and limitations of commodity hardware transactional memory. In PACT. 3--14. Nuno Diegues Paolo Romano and Luís E. T. Rodrigues. 2014. Virtues and limitations of commodity hardware transactional memory. In PACT. 3--14.

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Giving Future(s) to Transactional Memory;Proceedings of the 32nd ACM Symposium on Parallelism in Algorithms and Architectures;2020-07-06