Enabling a reliable STT-MRAM main memory simulation-Reference-Cited by-同舟云学术

Enabling a reliable STT-MRAM main memory simulation

Published:2017-10-02 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the International Symposium on Memory Systems
language:
Short-container-title:

Author:

Asifuzzaman Kazi¹,Verdejo Rommel Sánchez¹,Radojković Petar²

Affiliation:

1. Universitat Politècnica de Catalunya, Barcelona, Spain

2. Barcelona Supercomputing Center, Barcelona, Spain

Funder

European Union

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3132402.3132416

Reference45 articles.

1. Peter Kogge etal ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems September 2008. Peter Kogge et al. ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems September 2008.

2. Avinash Sodani. Race to Exascale: Opportunities and Challenges. Keynote Presentation at the 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) 2011. Avinash Sodani. Race to Exascale: Opportunities and Challenges. Keynote Presentation at the 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) 2011.

3. Rick Stevens etal A Decadal DOE Plan for Providing Exascale Applications and Technologies for DOE Mission Needs. Presentation at Advanced Simulation and Computing Principal Investigators Meeting March 2010. Rick Stevens et al. A Decadal DOE Plan for Providing Exascale Applications and Technologies for DOE Mission Needs. Presentation at Advanced Simulation and Computing Principal Investigators Meeting March 2010.

4. Hitting the memory wall

Cited by 11 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. XNOR-Bitcount Operation Exploiting Computing-In-Memory With STT-MRAMs;IEEE Transactions on Circuits and Systems II: Express Briefs;2023-03

2. DONUTS: An efficient method for checkpointing in non‐volatile memories;Concurrency and Computation: Practice and Experience;2023-01-24

3. Optimized fast data migration for hybrid DRAM/STT-MRAM main memory;IEICE Electronics Express;2022-01-10

4. Spatial Data Dependence Graph Based Pre-RTL Simulator for Convolutional Neural Network Dataflows;IEEE Access;2022

5. Towards Enhanced System Efficiency while Mitigating Row Hammer;ACM Transactions on Architecture and Code Optimization;2021-12-31