1. Optimized design of high fan-in multiplexers using tri-state buffers
2. Interconnect-Aware design of fast large fan-in CMOS multiplexers;Alioto M.;IEEE Trans. Circ. Systems II: Express Briefs,2007
3. Bukowiec A. 2008. Synthesis of finite state machines for programmable devices based on multi-level implementation. Ph.D. thesis University of Zielona Gora Poland. http://zbc.uz.zgora.pl/Content/14528/PhD-ABukowiec.pdf (retrieved 2009-11-03). Bukowiec A. 2008. Synthesis of finite state machines for programmable devices based on multi-level implementation. Ph.D. thesis University of Zielona Gora Poland. http://zbc.uz.zgora.pl/Content/14528/PhD-ABukowiec.pdf (retrieved 2009-11-03).
4. Davis S. Reynolds C. and Zuchowski P. 2002. IBM licenses embedded FPGA cores from xilinx for use in SoC ASICs. Tech. rep. Xilinx Inc. Davis S. Reynolds C. and Zuchowski P. 2002. IBM licenses embedded FPGA cores from xilinx for use in SoC ASICs. Tech. rep. Xilinx Inc.