Basic Approaches for Reducing Power Consumption in Finite State Machine Circuits—A Review

Author:

Barkalov Alexander1ORCID,Titarenko Larysa12ORCID,Bieganowski Jacek1ORCID,Krzywicki Kazimierz3ORCID

Affiliation:

1. Institute of Metrology, Electronics and Computer Science, University of Zielona Gora, ul. Licealna 9, 65-417 Zielona Gora, Poland

2. Department of Infocommunications, Kharkov National University of Radio Electronics, 61000 Kharkov, Ukraine

3. Department of Technology, The Jacob of Paradies University, ul. Teatralna 25, 66-400 Gorzow Wielkopolski, Poland

Abstract

Methods for reducing power consumption in circuits of finite state machines (FSMs) are discussed in this review. The review outlines the main approaches to solving this problem that have been developed over the last 40 years. The main sources of power dissipation in CMOS circuits are shown; the static and dynamic components of this phenomenon are analyzed. The power consumption saving can be achieved by using coarse-grained methods common to all digital systems. These methods are based on voltage or/and clock frequency scaling. The review shows the main structural diagrams generated by the use of these methods when optimizing the power characteristics of FSM circuits. Also, there are various known fine-grained methods taking into account the specifics of both FSMs and logic elements used. Three groups of the fine-grained methods targeting FPGA-based FSM circuits are analyzed. These groups include clock gating, state assignment, and replacing look-up table (LUT) elements by embedded memory blocks (EMBs). The clock gating involves a separate or joint use of such approaches as the (1) decomposition of FSM inputs and (2) disabling FSM inputs. The aim of the power-saving state assignment is to reduce the switching activity of a resulting FSM circuit. The replacement of LUTs by EMBs allows a reduction in the power consumption due to a decrease in the number of FSM circuit elements and their interconnections. We hope that the review will help experts to use known methods and develop new ones for reducing power consumption. We think that a good knowledge and understanding of existing methods of reducing power consumption is a prerequisite for the development of new, more effective methods to solve this very important problem. Although the methods considered are mainly aimed at FPGA-based FSMs, they can be modified, if necessary, and used for the power consumption optimization of FSM circuits implemented with other logic elements.

Publisher

MDPI AG

Reference138 articles.

1. Kharchenko, V., Kondratenko, Y., and Kacprzyk, J. (2019). Green IT Engineering: Social, Business and Industrial Applications, Springer International Publishing.

2. Microprogram control unit as composition of automate with programmable and hardwired logic;Barkalov;Autom. Comput. Sci.,1983

3. Monteiro, J.C. (1999, January 2). Power Optimization Using Dynamic Power Management. Proceedings of the XIIth Conference on Integrated Circuits and Systems Design, Natal, Brazil.

4. De Micheli, G. (1994). Synthesis and Optimization of Digital Circuits, McGraw–Hill.

5. Baillieul, J., and Samad, T. (2015). Encyclopedia of Systems and Control, Springer.

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3