Affiliation:
1. arcadiaOne, Inc., Sunnyvale, CA
2. Univ. of Michigan, Ann Arbor
Abstract
A novel technique,
CLIP
, is presented for the automatic generation of optimal layouts of
CMOS
cells in the two-dimensional (2D) style.
CLIP
is based on integer-linear programming (
ILP
) and solves both the width and height minimization problems for 2D cells. Width minimization is formulated in a precise form that combines all factors influencing the 2D cell width—transistor placement, diffusion sharing, and vertical interrow connections—in a common problem space; this space is then searched in a systematic manner by the branch-and-bound algorithms used by
ILP
solvers. For height minimization, cell height is modeled accurately in terms of the horizontal wire routing density, and a minimum-height layout is found from among all layouts of minimum width. For exact width minimization alone,
CLIP
's run times are in seconds for large circuits with 30 or more transistors. For both height and width optimization,
CLIP
is practical for circuits with up to 20 transistors. To extend
CLIP
to larger circuits, hierarchical methods are necessary. Since
CLIP
is optimum under the modeling assumptions, its layouts are significantly better than those generated by other, heuristic, layout tools.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Segment Anything Model for Scan-to-Structural Analysis in Cultural Heritage;2024 5th International Conference in Electronic Engineering, Information Technology & Education (EEITE);2024-05-29
2. Physical Design at the Transistor Level Beyond Standard-Cell Methodology;Proceedings of the 2022 International Symposium on Physical Design;2022-04-13
3. SAT-Based Placement Adjustment of FinFETs inside Unroutable Standard Cells Targeting Feasible DRC-Clean Routing;Proceedings of the 2019 on Great Lakes Symposium on VLSI;2019-05-13
4. Exact and Heuristic Approaches to Input Vector Control for Leakage Power Reduction;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2006-11