Lightweight hardware transactional memory profiling-Reference-Cited by-同舟云学术

Lightweight hardware transactional memory profiling

Published:2019-02-16 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming
language:
Short-container-title:

Author:

Wang Qingsen¹,Su Pengfei¹,Chabbi Milind²,Liu Xu¹

Affiliation:

1. College of William & Mary

2. Scalable Machines Research

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3293883.3295728

Reference49 articles.

1. 2017. linux/intel-pt.txt at master · torvalds/linux. https://github.com/torvalds/linux/blob/master/tools/perf/Documentation/intel-pt.txt. (Accessed on 04/06/2018). 2017. linux/intel-pt.txt at master · torvalds/linux. https://github.com/torvalds/linux/blob/master/tools/perf/Documentation/intel-pt.txt. (Accessed on 04/06/2018).

2. 2017. Memcached. https://memcached.org. 2017. Memcached. https://memcached.org.

3. 2017. RDTSC: Read Time-Stamp Counter (x86 Instruction Set Reference). https://c9x.me/x86/html/file_module_x86_id_278.html. (Accessed on 10/25/2017). 2017. RDTSC: Read Time-Stamp Counter (x86 Instruction Set Reference). https://c9x.me/x86/html/file_module_x86_id_278.html. (Accessed on 10/25/2017).

4. HPCTOOLKIT: Tools for Performance Analysis of Optimized Parallel Programs Http://Hpctoolkit.Org;Adhianto L.;Concurr. Comput. : Pract. Exper.,2010

5. Ali-Reza Adl-Tabatabai Tatiana Shpeisman and Justin Gottschlich. 2012. Draft Specification of Transactional Language Constructs for C++. https://sites.google.com/site/tmforcplusplus. (2012). Ali-Reza Adl-Tabatabai Tatiana Shpeisman and Justin Gottschlich. 2012. Draft Specification of Transactional Language Constructs for C++. https://sites.google.com/site/tmforcplusplus. (2012).

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Prediction System Service;Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2;2023-01-27

2. Analysing software prefetching opportunities in hardware transactional memory;The Journal of Supercomputing;2021-06-02

3. PfTouch: Concurrent page-fault handling for Intel restricted transactional memory;Journal of Parallel and Distributed Computing;2020-11

4. A survey on optimizations towards best-effort hardware transactional memory;CCF Transactions on High Performance Computing;2020-09-15