Analytical Clustering Score with Application to Post-Placement Multi-Bit Flip-Flop Merging-Reference-Cited by-同舟云学术

Analytical Clustering Score with Application to Post-Placement Multi-Bit Flip-Flop Merging

Published:2015-03-29 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2015 Symposium on International Symposium on Physical Design
language:
Short-container-title:

Author:

Xu Chang¹,Li Peixin¹,Luo Guojie²,Shi Yiyu³,Jiang Iris Hui-Ru⁴

Affiliation:

1. Peking University, Beijing, China

2. PKU-UCLA Joint Research Institute in Science and Engineering, Peking University, Beijing, China

3. Missouri University of Science and Technology, Rolla, MO, USA

4. National Chiao Tung University, Hsinchu, Taiwan Roc

Funder

Research Fund for the Doctoral Program of Higher Education of China(MoE/RFDP)

Beijing Natural Science Foundation(BJNSF)

National Natural Science Foundation of China(NSFC)

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/2717764.2717767

Reference21 articles.

1. Encounter rtl compiler advanced physical option datasheet 2014. http://www.cadence.com/rl/resources/datasheets/rtl_physical_ds.pdf. Encounter rtl compiler advanced physical option datasheet 2014. http://www.cadence.com/rl/resources/datasheets/rtl_physical_ds.pdf.

2. Iwls 2005 benchmarks. http://iwls.org/iwls2005/benchmarks.html. Iwls 2005 benchmarks. http://iwls.org/iwls2005/benchmarks.html.

3. A semi-persistent clustering technique for VLSI circuit placement

4. Routability-driven flip-flop merging process for clock power reduction

5. Power-aware placement

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design Of Modified Data Driven Clock Gating And Look Ahead Clock Gating For Low Power;International Journal of Electrical and Electronics Research;2018-05-25

2. Minimizing detection-to-boosting latency toward low-power error-resilient circuits;Integration;2017-06

3. Improved flop tray-based design implementation for power reduction;Proceedings of the 35th International Conference on Computer-Aided Design;2016-11-07

4. Latch Clustering for Minimizing Detection-to-Boosting Latency Toward Low-Power Resilient Circuits;Proceedings of the 18th System Level Interconnect Prediction Workshop;2016-06-04