1. H. Hsing "AES Core." {Online}. Available: https://opencores.org/project tiny_aes. {Accessed: 15-Dec-2016}. H. Hsing "AES Core." {Online}. Available: https://opencores.org/project tiny_aes. {Accessed: 15-Dec-2016}.
2. "Verilog implementation of the symmetric block cipher AES " Secworks/AES. {Online}. Available: https://github.com/secworks/aes. {Accessed: 15-Dec-2016}. "Verilog implementation of the symmetric block cipher AES " Secworks/AES. {Online}. Available: https://github.com/secworks/aes. {Accessed: 15-Dec-2016}.
3. "Xillybus: Principle of Operation " Xillybus. {Online}. Available: http://xillybus.com/doc/xilinx-pcie-principle-of-operation. {Accessed: 15-Dec-2016}. "Xillybus: Principle of Operation " Xillybus. {Online}. Available: http://xillybus.com/doc/xilinx-pcie-principle-of-operation. {Accessed: 15-Dec-2016}.
4. A 3.84 gbits/s AES crypto coprocessor with modes of operation in a 0.18-μm CMOS technology