1. Akashe, S., Asthana, P. and Mangesh, S. Design and Implementation of 4T, 3T and 3T1D DRAM Cell Design on 32 NM Technology. International Journal of VLSI Design & Communication Systems 5, 4 (2014), 47--64. doi:10.5121/vlsic.2014.5404
2. Singh, N.S., Madheswaran, M., "Simulation and Analysis of 3T and 4T CNTFET DRAM design in 32nm technology," International Journal of electronic Signals and systems(IJESS), 3,2 (2013)pp. 59--65.
3. Zhang, Z. and Delgado-Frias, J. Carbon Nanotube SRAM Design With Metallic CNT or Removed Metallic CNT Tolerant Approaches. IEEE Transactions on Nanotechnology 11, 4 (2012), 788--798. doi:10.1109/tnaNo. 2012.2197636
4. Huang, Y., Lee, W., Kuo, C. and Hisamoto, D. Sub 50nm FINFET, PMOS. International Electron Devices Meeting (IEDM), (1999), 67--70. doi:10.1109/iedm.1999.823848.
5. Yeap, G. Practical low power digital VLSI design. Kluwer Academic Publishers, Boston, Mass., 1998.