1. Mark C. Hansen. 1997. VERILOG HIGH-LEVEL DESCRIPTION OF THE TI 74283 CIRCUIT. http://www.pld.ttu.ee/~maksim/benchmarks/74x/verilog/74283.v [Online]. Mark C. Hansen. 1997. VERILOG HIGH-LEVEL DESCRIPTION OF THE TI 74283 CIRCUIT. http://www.pld.ttu.ee/~maksim/benchmarks/74x/verilog/74283.v [Online].
2. Kirti Bhanushali , Chinmay Tembe , and William Davis . 2020. Development of a Predictive Process Design kit for15-nm FinFETs: FreePDK15. (09 2020 ). Kirti Bhanushali, Chinmay Tembe, and William Davis. 2020. Development of a Predictive Process Design kit for15-nm FinFETs: FreePDK15. (09 2020).
3. F. Brglez , D. Bryan , and K. Kozminski . 1989. Combinational profiles of sequential benchmark circuits . In Proceedings of IEEE Int'l Symposium on Circuits and Systems (ISCAS). 1929--1934 vol. 3 . F. Brglez, D. Bryan, and K. Kozminski. 1989. Combinational profiles of sequential benchmark circuits. In Proceedings of IEEE Int'l Symposium on Circuits and Systems (ISCAS). 1929--1934 vol.3.
4. F. Brglez and H. Fujiwara . 1985. A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran . In Proceedings of IEEE Int'l Symposium Circuits and Systems (ISCAS). 677--692 . F. Brglez and H. Fujiwara. 1985. A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran. In Proceedings of IEEE Int'l Symposium Circuits and Systems (ISCAS). 677--692.
5. Impact and Design Guideline of Monolithic 3-D IC at the 7-nm Technology Node