Parallel logic simulation of VLSI systems

Author:

Bailey Mary L.1,Briner Jack V.2,Chamberlain Roger D.3

Affiliation:

1. Univ. of Arizona, Tucson

2. Univ. of North Carolina, Greensboro

3. Washington Univ., St. Louis, MO

Abstract

Fast, efficient logic simulators are an essential tool in modern VLSI system design. Logic simulation is used extensively for design verification prior to fabrication, and as VLSI systems grow in size, the execution time required by simulation is becoming more and more significant. Faster logic simulators will have an appreciable economic impact, speeding time to market while ensuring more thorough system design testing. One approach to this problem is to utilize parallel processing, taking advantage of the concurrency available in the VLSI system to accelerate the logic simulation task. Parallel logic simulation has received a great deal of attention over the past several years, but this work has not yet resulted in effective, high-performance simulators being available to VLSI designers. A number of techniques have been developed to investigate performance issues: formal models, performance modeling, empirical studies, and prototype implementations. Analyzing reported results of these techniques, we conclude that five major factors affect performance: synchronization algorithm, circuit structure, timing granularity, target architecture, and partitioning. After reviewing techniques for parallel simulation, we consider each of these factors using results reported in the literature. Finally we synthesize the results and present directions for future research in the field.

Publisher

Association for Computing Machinery (ACM)

Subject

General Computer Science,Theoretical Computer Science

Reference81 articles.

1. Concurrency and communication in hardware simulators;AG~ Ab, P;IEEE Trans. Comput. A~ded Des. Integr. Ctrc. Syst. CAD-5,1986

2. Performance analysis of synchronized iterative algorithms on multiprocessor systems

3. A hardware logic simulation system;AGRAWAL P.;IEEE Trans. Comput. Aided Des. Integr. Circ. Syst.,1990

Cited by 60 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Basics of VLSI Testing and Debug;Understanding Logic Locking;2023-09-23

2. RepCut: Superlinear Parallel RTL Simulation with Replication-Aided Partitioning;Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3;2023-03-25

3. A Toolchain to Quantify Burn-In Stress Effectiveness on Large Automotive System-on-Chips;IEEE Access;2023

4. GPU-based Hybrid Parallel Logic Simulation for Scan Patterns;2020 IEEE International Test Conference in Asia (ITC-Asia);2020-09

5. Optimistic Modeling and Simulation of Complex Hardware Platforms and Embedded Systems on Many-Core HPC Clusters;IEEE Transactions on Parallel and Distributed Systems;2019-02-01

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3