Author:
Drechsler Rolf,Le Hoang M.,Soeken Mathias
Reference10 articles.
1. J. Baumgartner, A. Kuehlmann, and J. A. Abraham. Property checking via structural analysis. In Int'l Conf. on Computer Aided Verification, volume 14, pages 151--165, 2002.
2. M. Boule and Z. Zilic. Automata-based assertion-checker synthesis of PSL properties. ACM Trans. Design Autom. Electr. Syst., 13(1), 2008.
3. R. E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Trans. on Comp., 35(8):677--691, 1986.
4. R. Drechsler, M. Diepenbeck, D. Große, U. Kühne, H. M. Le, J. Seiter, M. Soeken, and R. Wille. Completeness-driven development. In Int'l Conf. on Graph Transformations, pages 38--50, 2012.
5. D. Große, U. Kühne, and R. Drechsler. HW/SW co-verification of embedded systems using bounded model checking. In ACM Great Lakes Symposium on VLSI, volume 16, pages 43--48, 2006.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. In-Memory SAT-Solver for Self-Verification of Programmable Memristive Architectures;2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID);2024-01-06