Affiliation:
1. University of Missouri Kansas City, MO, USA
Abstract
One of the essential elements of computing is the memory element. Flip-flops form an integral part of a System-on-Chip (SoC) and consume most of the area on the die. To meet the high-speed performance demands by the data-intensive applications such as artificial intelligence, cloud computing, and machine learning, we propose to integrate memory with the logic to get built-in memory Logic circuits that operate based on the crosstalk computing logic. These circuits are called
Crosstalk Built-in Memory Logic (CBML)
circuits, which exploit the detrimental interconnect crosstalk and astutely turn this unwanted effect into a computing principle with embedded memory. By virtue of our novel CBML circuit technique, the logic is computed, and the result is stored intrinsically within these complex circuits. The stored values will be retained irrespective of the change in input until the next logic evaluation cycle. This neoteric embedding of memory in logic provides high-speed operation with a reduced number of transistors. In this article, we have manifested the built-in memory feature of the complex CBML circuits using 16 nanometer (nm) PTM models in HSPICE. Benchmarking is performed by comparing with the equivalent static CMOS circuits to compare the number of transistors, power, and performance. It is observed that the number of transistors consumed by CBML 4-bit Full-Adder (the key element prevalent in Arithmetic circuits, e.g., ALU, Counters) is up to 46% less, and performance is improved by 27% over the equivalent CMOS circuits. This circuit serves as an example of a large-scale CBML circuit. Also, the performance improvement achieved by other circuits such as 3-input AND and the CARRY logic is up to 60% along with a 40% reduction in the number of transistors. CBML circuits have the potential to pave the way for special high-speed macros with specifically engineered structures.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference25 articles.
1. Jan. M. Rabaey, Anantha Chandrakasan, and B. Nikolic (Eds.). 2003. Digital Integrated Circuits: A Design Perspective. Prentice Hall, Englewood Cliffs, N.J., 270–315.
2. A new family of semidynamic and dynamic flip-flops with embedded logic for high-performance processors
3. James Tschanz, Siva Narendra, Zhanping Chen, Shekhar Borkar, and Manoj Sachdev. 2001. Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED'01). 147–152. DOI:10.1109/LPE.2001.945391
4. Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme
5. A novel high-speed sense-amplifier-based flip-flop