1. J. Bhasker and R. Chadha , Static Timing Analysis for Nanometer Designs: A Practical Approach .hskip 1em plus 0.5em minus 0.4emrelax Springer Science & Business Media , 2009 . J. Bhasker and R. Chadha, Static Timing Analysis for Nanometer Designs: A Practical Approach .hskip 1em plus 0.5em minus 0.4emrelax Springer Science & Business Media, 2009.
2. C. Bittlestone , A. Hill , V. Singhal , and A. NV , "Architecting ASIC libraries and flows in nanometer era," in Proc. of the 40th Design Automation Conference (DAC) , pp. 776 -- 781 , 2003 . C. Bittlestone, A. Hill, V. Singhal, and A. NV, "Architecting ASIC libraries and flows in nanometer era," in Proc. of the 40th Design Automation Conference (DAC), pp. 776--781, 2003.
3. Cadence - Effective Current Source Model (ECSM). Accessed : Sep. 15 , 2021 . [Online]. Available: https://www.cadence.com/en_US/home/alliances/standards-and-languages/ecsm-library-format.html Cadence - Effective Current Source Model (ECSM). Accessed: Sep. 15, 2021. [Online]. Available: https://www.cadence.com/en_US/home/alliances/standards-and-languages/ecsm-library-format.html
4. Synopsys - Composite Current Source (CCS). Accessed : Sep. 15 , 2021 . [Online]. Available: http://www.opensourceliberty.org/ccspaper/ Synopsys - Composite Current Source (CCS). Accessed: Sep. 15, 2021. [Online]. Available: http://www.opensourceliberty.org/ccspaper/
5. Modeling the "Effective capacitance" for the RC interconnect of CMOS gates