Affiliation:
1. Syracuse University, Syracuse, NY
Abstract
Leakage power loss is a major concern in deep-submicron technologies as it drains the battery even when a circuit is completely idle. In this paper, we first present a novel leakage reduction technique and then compare and contrast it with other well established leakage reduction techniques. Our leakage reduction technique achieves cancellation of leakage effects in both the pull-up network (PUN) as well as the pull-down network (PDN) for CMOS circuits. It involves voltage balancing in the PUN and PDN paths using a combination of high-
V
T
(high voltage threshold) and standard-
V
T
sleep transistors. Experiments conducted on a variety of multi-level combinational MCNC'91 benchmarks show significant savings in leakage power (upto 3 orders of magnitude), with lesser area and delay penalty using our leakage reduction technique when compared to other techniques.
Publisher
Association for Computing Machinery (ACM)
Reference17 articles.
1. Designing low-power circuits: practical recipes
2. Low-Voltage, Low-Power VLSI Subsystems. New York;Yeo K. S.;USA: McGraw-Hill,2005
3. "International technology roadmap for semiconductors (itrs-06)." {Online}. Available: http://www.itrs.net/Links/2006Update/2006UpdateFinal.htm "International technology roadmap for semiconductors (itrs-06)." {Online}. Available: http://www.itrs.net/Links/2006Update/2006UpdateFinal.htm
4. LECTOR: a technique for leakage reduction in CMOS circuits
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献